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Abstract— Passivation of Ge has been a critical issue for Ge 
MOS applications in future technology nodes. In this letter, we 
introduce ozone-oxidation to engineer Ge/insulator interface. In-
terface states (Dit) values across the bandgap and close to conduc-
tion bandedge were extracted using conductance technique at low 
temperatures. Dit dependency on growth conditions was studied. 
Minimum Dit of of 3x1011 cm-2 V-1 was demonstrated. Physical 
quality of the interface was investigated through Ge 3d spectra 
measurements. We found that the interface and Dit is strongly af-
fected by the distribution of oxidation states and quality of the 
suboxide.  
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I. INTRODUCTION 
Future CMOS scaling requires introduction of new channel 
materials and innovative device structures [1]. Ge has been 
considered as a promising candidate as channel material for 
future technology nodes because of its lower effective con-
ductivity mass. However, passivation of Ge interface has 
been a critical challenge. Direct formation of a high-k di-
electric on Ge has not given good results in the past. Many 
attempts have been made with different high-K dielectrics 
including HfO2 [2], ZrO2 [3], Al2O3 [4], LaAlO3 [5] to find 
a suitable passivation for Ge. Mobilities above 300cm2V-1s-
1 have been reported for Ge PMOS while Ge NMOS in the 
past exhibited poor drive current and low mobility by sev-
eral demonstrations worldwide [6,7]. Better characteriza-
tion and understanding of interface traps is required. Also, 
a good quality interface layer is required before the deposi-
tion of a high-K dielectric to improve PMOS performance 
and to solve Ge NMOS problem. 
Although Ge is a column IV semiconductor like Si, it be-
haves different from Si when oxygen or hydrogen reacts 
with its surface. The electrical quality of Ge interface is 
strongly affected by the oxidation states. Therefore, under-
standing the early stages of oxidation is important to con-
trol the Ge interface.  Ge has a smaller bandgap than Si. 
Therefore interface trap time constants are much shorter, 
which makes density of interface states extraction more 
complicated than Si. Conventional Dit extraction methods 
can not be directly applied to Ge. In this work, we show 
that Ge interface can be improved and Dit can be reduced 
by controlled ozone oxidation. Also, conductance technique 
at low temperatures can be used to get accurate distribution 
of Dit across the bandgap of Ge. 
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II. EXPERIMENT 
Direct formation of a high-k dielectric on Ge has not given 
good results in the past [2-5]. A good quality interface layer 
is required before the deposition of a high-K dielectric. 
Ozone oxidation can be helpful in thermal oxidation of Ge 
at lower temperatures because ozone is more reactive than 
oxygen. Also it has been shown for Si that ozone oxidation 
at lower temperatures results in lower density of intermedi-
ate oxide states [8]. We have investigated Ge/GeO2 inter-
face using ozone oxidation of Ge. MOS capacitors (MO-
SCAPs) were built on n-type Ge substrates with (100) sur-
face orientation. Ge wafers were thermally oxidized with 
ozone at 15torr in 200-450°C range to form passivating in-
terlayer. Oxidation was followed by depositions of two dif-
ferent dielectrics. On some wafers LPCVD SiO2 was de-
posited at 300°C followed by Al sputtering and photolitho-
graphy to make the MOSCAP patterns. On other wafers 
HfO2 was deposited by ALD at 150°C with precursor tetra-
diethylaminohafnium (TDEAH) and Pt was evaporated us-
ing shadow masking to form the gate electrodes. 
III. RESULTS AND DISCUSSION 
In the MOS capacitor study, to target Ge NMOS problem 
we focused on n-type substrate and measured Dit in the up-
per half of the bandgap. Dit distribution for various samples 
is shown in Fig. 1.Conductance method is a reliable way to 
extract Dit but it can not be directly applied to Ge. At room 
temperature, due to thermal generation and weak inversion 
response, conductance doesn’t show typical interface trap 
behavior. Time constants for capture and emission proc-
esses of carriers through interface traps are much shorter 
for Ge than for Si, due to smaller bandgap. Hence, the con-
ductance was measured in the temperature range of 77-
250K, to determine Dit distribution across the bandgap, in-
cluding close to bandedges. Measurements at several tem-
peratures in the range of 77-250K allow sampling of the Dit 
distribution within the bandgap because each temperature 
monitors a limited part of the bandgap as pointed out in Fig. 
1. Dit distribution shows a minimum close to midgap and 
increase closer to the bandedge as expected theoretically. 
Minimum Dit of 3x1011 cm-2V-1 is obtained for samples 
oxidized at 400°C, both with LTO and HfO2 as top dielec-
tric. These numbers are the lowest reported for Ge and are 
similar to the reported values for high-k dielectrics on Si.  
Asymmetric Dit distribution or higher Dit close to the con-
duction bandedge was reported previously for different 
pasivation techniques like thermal GeON [9] and silicon 
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passivation [10]. In our samples with GeO2 passivation, we 
didn’t observe that trend in Dit distribution.  
 
 
Fig. 1: Dit distribution for samples ozone-oxidized in 200-450°C 
range is shown (legend). Legend shows ozone oxidation temperature 
and the insulator deposited at the top of grown GeO2. N-type Ge sub-
strate is used to cover upper half of the bandgap. Minimum Dit of 
3x1011cm-2V-1 is obtained for samples grown at 400°C. At different 
temperatures, traps at different parts of bandgap respond. So conduc-
tance is measured 77,120,180 and 250K to cover the bandgap. 
 
Oxidation can result in various Ge suboxide (GeOx) states 
which can strongly affect the electrical quality of the inter-
face. Controlling the early stages of oxidation is important 
to engineer the GeOx layer. The quality of Ge interface pas-
sivation strongly depends on oxidation conditions, pressure 
and temperature since they affect the surface bonding. Dit 
dependency on oxide growth temperature is shown in Fig. 2. 
Dependency of Dit values on oxide growth temperature, 
measured at midgap and conduction band edge, is shown in 
Fig. 2. Samples oxidized at 400°C show minimum Dit at the 
midgap and the bandedge. For growth temperatures lower 
or higher than 400°C, Dit increases. Comparison of the 
electronic structure and distribution of intermediate oxida-
tion states can be useful to understand passivation issues 
and also to investigate the reason for the growth tempera-
ture dependency in Fig. 2. 
 
     
Fig. 2: Dit dependency of oxide growth temperature is shown. 
 
 
Obtaining higher oxidation states requires energy to break 
more Ge bonds, which can be supplied by thermal energy 
or activated oxygen. Therefore, use of ozone at appropriate 
temperatures can favor the formation of higher oxidation 
states. The synchrotron radiation photoelectron spectros-
copy measurements are done on various samples and Ge 3d 
spectra are examined at 400eV bem energy to find the dis-
tribution of oxidation states.  As shown in Fig. 3, the inten-
sity of spectral component due to dioxide species increases 
with oxidation temperature while the intensity of the peak 
due to suboxide species (GeOx) decreases. This results in a 
shift of the overall oxide peak towards higher binding en-
ergy. Also, DI water etch removes the higher binding en-
ergy oxide peak, confirming that the grown oxide is GeO2, 
which is soluble in water. 
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 Fig. 3: Ge 3d spectra obtained with synchrotron radiation at 400eV 
are shown. The shift of oxide peak towards GeO2 as increasing 
growth temperature indicates the increase in the rate of higher oxida-
tion states. 3d spectrum after DI water etch of 400°C sample con-
firms that grown oxide was GeO2.  
Decomposing the oxide peaks into oxidation states [11] it is 
found that oxide grown at 400°C (as compared to lower 
temperatures) has less intermediate oxidation states and 
more 4+ state (Fig 4). Sample prepared at 350C showed 
higher emission from 3+ state besides 1+ and 2+ states than 
the sample prepared at 400°C.  The process of obtaining 
higher oxidation states is competing with the stability of 2+ 
state. So at higher temperatures like 400°C, no emission 
from 3+ is observed because the reaction at the interface 
favors 4+ states. As the contribution from higher oxidation 
states increase and intermediate oxidation states suppressed, 
optimum passivation and Dit is reached. This occurs at 
400°C for ozone oxidation of Ge. At higher temperatures, 
transformation of GeO2 (4+ state) to GeO (2+) state occurs 
at the interface [12], 
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which causes increase in Dit (Fig 2, for 450°C). The differ-
ence between the reaction with oxygen of Ge and Si inter-
faces can be explained as follows: For Si, only 4+ oxidation 
state is stable among four oxidation states and the subox-
ides are easily converted to SiO2 with annealing. On the 
                           ACKNOWLEDGEMENTS other hand Ge is known to form GeO as well as GeO2 (Ge 
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